Ecosyste.ms: Awesome

An open API service indexing awesome lists of open source software.

Awesome Lists | Featured Topics | Projects

https://github.com/urish/tt06-spell

A minimal, stack-based programming language created for The Skull CTF
https://github.com/urish/tt06-spell

tinytapeout verilog wizardry

Last synced: about 2 months ago
JSON representation

A minimal, stack-based programming language created for The Skull CTF

Host: GitHub
URL: https://github.com/urish/tt06-spell
Owner: urish
License: apache-2.0
Created: 2024-02-15T21:17:10.000Z (11 months ago)
Default Branch: main
Last Pushed: 2024-04-10T21:35:16.000Z (9 months ago)
Last Synced: 2024-05-10T03:43:23.829Z (8 months ago)
Topics: tinytapeout, verilog, wizardry
Language: Verilog
Homepage: https://skullctf.com/spell
Size: 37.1 KB
Stars: 0
Watchers: 2
Forks: 0
Open Issues: 0
Metadata Files:
- Readme: README.md
- License: LICENSE

Awesome Lists containing this project

README

        ![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg)

# SPELL

> SPELL is a minimal, stack-based programming language created for The Skull CTF

- [Read the documentation for project](docs/info.md)

## What is Tiny Tapeout?

TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.

## Verilog Projects

1. Add your Verilog files to the `src` folder.

2. Edit the [info.yaml](info.yaml) and update information about your project, paying special attention to the `source_files` and `top_module` properties. If you are upgrading an existing Tiny Tapeout project, check out our [online info.yaml migration tool](https://tinytapeout.github.io/tt-yaml-upgrade-tool/).

3. Edit [docs/info.md](docs/info.md) and add a description of your project.

4. Optionally, add a testbench to the `test` folder. See [test/README.md](test/README.md) for more information.

The GitHub action will automatically build the ASIC files using [OpenLane](https://www.zerotoasiccourse.com/terminology/openlane/).

## Enable GitHub actions to build the results page

- [Enabling GitHub Pages](https://tinytapeout.com/faq/#my-github-action-is-failing-on-the-pages-part)

## Resources

- [FAQ](https://tinytapeout.com/faq/)

- [Digital design lessons](https://tinytapeout.com/digital_design/)

- [Learn how semiconductors work](https://tinytapeout.com/siliwiz/)

- [Join the community](https://tinytapeout.com/discord)

- [Build your design locally](https://docs.google.com/document/d/1aUUZ1jthRpg4QURIIyzlOaPWlmQzr-jBn3wZipVUPt4)

## What next?

- [Submit your design to the next shuttle](https://app.tinytapeout.com/).

- Edit [this README](README.md) and explain your design, how it works, and how to test it.

- Share your project on your social network of choice:

  - LinkedIn [#tinytapeout](https://www.linkedin.com/search/results/content/?keywords=%23tinytapeout) [@TinyTapeout](https://www.linkedin.com/company/100708654/)

  - Mastodon [#tinytapeout](https://chaos.social/tags/tinytapeout) [@matthewvenn](https://chaos.social/@matthewvenn)

  - X (formerly Twitter) [#tinytapeout](https://twitter.com/hashtag/tinytapeout) [@matthewvenn](https://twitter.com/matthewvenn)