https://github.com/ut42tech/final_risc16b

Study RISC-V Architecture
https://github.com/ut42tech/final_risc16b

Last synced: 4 months ago
JSON representation

Study RISC-V Architecture

• Host: GitHub
• URL: https://github.com/ut42tech/final_risc16b
• Owner: ut42tech
• Created: 2024-11-20T00:57:18.000Z (over 1 year ago)
• Default Branch: master
• Last Pushed: 2024-12-22T19:08:11.000Z (over 1 year ago)
• Last Synced: 2025-10-09T05:11:41.088Z (9 months ago)
• Language: SystemVerilog
• Homepage:
• Size: 7.47 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:

Awesome Lists containing this project