https://github.com/verilator/verilator
Verilator open-source SystemVerilog simulator and lint system
https://github.com/verilator/verilator
compilers cpp rtl system-verilog systemc verilator verilog verilog-simulator
Last synced: about 1 month ago
JSON representation
Verilator open-source SystemVerilog simulator and lint system
- Host: GitHub
- URL: https://github.com/verilator/verilator
- Owner: verilator
- License: lgpl-3.0
- Created: 2019-06-13T22:38:59.000Z (almost 6 years ago)
- Default Branch: master
- Last Pushed: 2025-03-22T20:58:32.000Z (about 2 months ago)
- Last Synced: 2025-03-22T21:35:37.409Z (about 2 months ago)
- Topics: compilers, cpp, rtl, system-verilog, systemc, verilator, verilog, verilog-simulator
- Language: C++
- Homepage: https://verilator.org
- Size: 57 MB
- Stars: 2,777
- Watchers: 73
- Forks: 643
- Open Issues: 340
-
Metadata Files:
- Readme: README.rst
- Changelog: Changes
- Contributing: docs/CONTRIBUTING.rst
- License: LICENSE
- Citation: CITATION.cff
Awesome Lists containing this project
- awesome-opensource-hardware - verilator