https://github.com/xigh/verilog-simple-regfile

Simple parameterized registry file written in verilog
https://github.com/xigh/verilog-simple-regfile

Last synced: about 2 months ago
JSON representation

Simple parameterized registry file written in verilog

• Host: GitHub
• URL: https://github.com/xigh/verilog-simple-regfile
• Owner: xigh
• License: bsd-2-clause
• Created: 2018-04-19T06:51:53.000Z (over 6 years ago)
• Default Branch: master
• Last Pushed: 2018-04-19T06:52:38.000Z (over 6 years ago)
• Last Synced: 2023-03-21T20:19:08.854Z (almost 2 years ago)
• Language: Verilog
• Size: 1.95 KB
• Stars: 0
• Watchers: 2
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project