https://github.com/yezzfusl/flexcomswitch

VHDL controller for dynamic protocol switching (CAN, LIN, FlexRay).
https://github.com/yezzfusl/flexcomswitch

canprotocol communicationcontroller digitaldesign embeddedsystems engineering flexray fpga hardwaredesign hardwareengineering hdl linprotocol simulation vhdl

Last synced: 11 months ago
JSON representation

VHDL controller for dynamic protocol switching (CAN, LIN, FlexRay).

• Host: GitHub
• URL: https://github.com/yezzfusl/flexcomswitch
• Owner: yezzfusl
• Created: 2024-08-05T14:18:04.000Z (over 1 year ago)
• Default Branch: main
• Last Pushed: 2024-08-22T01:23:55.000Z (over 1 year ago)
• Last Synced: 2025-01-14T08:14:45.969Z (about 1 year ago)
• Topics: canprotocol, communicationcontroller, digitaldesign, embeddedsystems, engineering, flexray, fpga, hardwaredesign, hardwareengineering, hdl, linprotocol, simulation, vhdl
• Language: VHDL
• Homepage:
• Size: 18.6 KB
• Stars: 3
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

          
# FlexComSwitch

is a cutting-edge VHDL communication controller that supports dynamic protocol switching between CAN, LIN, and FlexRay. Designed with advanced timing and synchronization, this project demonstrates a high level of hardware design proficiency.

## Features

- Multi-Protocol Support: Seamlessly switches between CAN, LIN, and FlexRay.

- Dynamic Switching: Adapts to network conditions in real-time.

- Advanced Timing and Sync: Ensures precise communication with enhanced synchronization.

## Getting Started

1. Clone the Repo:

    - `git clone https://github.com/yezzfusl/FlexComSwitch.git`

2. Compile the VHDL Files:

    - Navigate to the `src` directory:

        - `cd FlexComSwitch/src`

    - Use your preferred VHDL synthesis tool to compile the files. For example, using `ghdl`:

        `ghdl -a can_protocol/*.vhd lin_protocol/*.vhd flexray_protocol/*.vhd common/*.vhd top_level.vhd`

3. Run Simulations:

    - Analyze and Elaborate:

        - `ghdl -a top_level.vhd`

        - `ghdl -e top_level`

    - Run Simulation and Generate a VCD File:

        - `ghdl -r top_level --vcd=simulation.vcd`

    - View the Simulation Results:

        - `gtkwave simulation.vcd`

## Contribution

Feel free to fork the repo, make changes, and submit pull requests. Let’s innovate together!

## License

This project is licensed under the MIT License