https://github.com/yugr/parmatch
A simple script for finding unbound parameters in Verilog module instantiations.
https://github.com/yugr/parmatch
static-analysis static-analyzer verilog
Last synced: 8 months ago
JSON representation
A simple script for finding unbound parameters in Verilog module instantiations.
- Host: GitHub
- URL: https://github.com/yugr/parmatch
- Owner: yugr
- License: mit
- Created: 2016-10-14T06:43:37.000Z (over 9 years ago)
- Default Branch: master
- Last Pushed: 2016-10-28T06:19:51.000Z (over 9 years ago)
- Last Synced: 2024-12-27T06:27:19.634Z (over 1 year ago)
- Topics: static-analysis, static-analyzer, verilog
- Language: Perl
- Size: 22.5 KB
- Stars: 3
- Watchers: 3
- Forks: 0
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
- License: LICENSE.txt
Awesome Lists containing this project
README
Parmatch is a super-primitive script for finding unbound parameters
in Verilog module instantiations (which may be cause of bugs and
are prohibited by some coding conventions).