https://github.com/zsoltkrsy/image-display-from-fpga-with-vga
A project focusing on displaying images on an external device from an FPGA with the help of the VGA output.
https://github.com/zsoltkrsy/image-display-from-fpga-with-vga
fpga matlab vga vhdl
Last synced: 6 months ago
JSON representation
A project focusing on displaying images on an external device from an FPGA with the help of the VGA output.
- Host: GitHub
- URL: https://github.com/zsoltkrsy/image-display-from-fpga-with-vga
- Owner: ZsoltKRSY
- Created: 2024-10-18T20:44:32.000Z (12 months ago)
- Default Branch: main
- Last Pushed: 2025-01-27T13:29:30.000Z (8 months ago)
- Last Synced: 2025-02-25T11:43:45.676Z (8 months ago)
- Topics: fpga, matlab, vga, vhdl
- Language: VHDL
- Homepage:
- Size: 343 KB
- Stars: 0
- Watchers: 1
- Forks: 0
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
Awesome Lists containing this project
README
# Image-display-from-FPGA-with-VGA
## Description
The focus of this project is *displaying images stored on an FPGA on a monitor, with the help of the board's VGA output*.\
The project is implemented in **Xilinx Vivado 2018.3**, written in VHDL. Other operations, like transforming an image into a binary text file, were done in **MatLab**.\
The project was made with the **Nexys4** FPGA in mind, and was also tested on this board and a **1280*1024 resolution**, **60Hz refresh rate** monitor. Depending on the specifications of your devices, some parameters might need to be modified for the code to work, but *potential changes are commented in the VHDL and MatLab files*.
### Components
Aside the module that displays the pixels and the main module, the project contains an **MPG**, **clock divider** and **RAM memory**.