An open API service indexing awesome lists of open source software.

Projects in Awesome Lists tagged with microarchitecture

A curated list of projects in awesome lists tagged with microarchitecture .

https://github.com/openxiangshan/xiangshan

Open-source high-performance RISC-V processor

chisel microarchitecture risc-v

Last synced: 12 May 2025

https://github.com/OpenXiangShan/XiangShan

Open-source high-performance RISC-V processor

chisel microarchitecture risc-v

Last synced: 14 Mar 2025

https://github.com/google/cpu_features

A cross platform C99 library to get cpu features at runtime.

cpu cpu-features cross-platform microarchitecture

Last synced: 13 May 2025

https://github.com/dr-noob/cpufetch

Simple yet fancy CPU architecture fetching tool

amd android arm cpus intel linux macos microarchitecture windows

Last synced: 15 May 2025

https://github.com/Dr-Noob/cpufetch

Simple yet fancy CPU architecture fetching tool

amd android arm cpus intel linux macos microarchitecture windows

Last synced: 14 Mar 2025

https://github.com/stong/how-to-exploit-a-double-free

How to exploit a double free vulnerability in 2021. Use After Free for Dummies

binary ctf double-free exploitation heap lock-free microarchitecture pwn tutorial use-after-free walkthrough

Last synced: 14 May 2025

https://github.com/ShaneK2/inVtero.net

inVtero.net: A high speed (Gbps) Forensics, Memory integrity & assurance. Includes offensive & defensive memory capabilities. Find/Extract processes, hypervisors (including nested) in memory dumps using microarchitechture independent Virtual Machiene Introspection techniques

attestation cloud-computing forensics hypervisor integrity-monitoring memory-analysis memory-dump memory-hacking microarchitecture patch-management reverse-engineering secure-hash virtual-machine

Last synced: 30 Mar 2025

https://github.com/akhin/microarchitecture-cheatsheet

X86 CPU topics overview for developers , oriented towards performance

amd amd64 cheatsheet cpu intel low-latency microarchitecture performance poster x86 x86-64

Last synced: 16 Apr 2025

https://github.com/henrikbengtsson/x86-64-level

x86-64-level - Get the x86-64 Microarchitecture Level on the Current Machine

bash cpu linux microarchitecture tool x86-64

Last synced: 09 Jul 2025

https://github.com/ucb-bar/saturn-vectors

Chisel RISC-V Vector 1.0 Implementation

chisel cpu microarchitecture risc-v rvv vectors

Last synced: 07 Apr 2025

https://github.com/Jerc007/Open-GPGPU-FlexGrip-

FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation

gpu microarchitecture simulation-model

Last synced: 22 Apr 2025

https://github.com/libtea/frameworks

Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser

aarch64 assembly c cache-attack meltdown microarchitecture ppc64 research security sgx side-channel-attacks spectre x86

Last synced: 20 Apr 2025

https://github.com/jiegec/cpu-micro-benchmarks

CPU micro benchmarks

benchmark microarchitecture

Last synced: 21 Apr 2025

https://github.com/vhive-serverless/vswarm-u

Framework that integrates the serverless benchmark suite vSwarm with gem5, the state-of-the-art research platform for system-and microarchitecture.

gem5 microarchitecture research serverless simulation vswarm

Last synced: 29 Apr 2025

https://github.com/aecsocket/cpu-features-java

Java bindings for Google cpu_features

cpu cpu-features cross-platform java jni microarchitecture

Last synced: 26 Oct 2025

https://github.com/halworsen/gem5-runahead

A runahead execution CPU model in the gem5 simulator - feat. delayed exit experiments

cpu master-thesis microarchitecture runahead

Last synced: 07 Mar 2026

https://github.com/engineersbox/gbox16-gpu

Implementation of a custom GPU ISA microarchitecture called GBox16 based around NVIDIA and AMD microarchitectures

gbox16 gpgpu gpu isa microarchitecture parallel-computing simt verilog vhdl

Last synced: 04 Jan 2026

https://github.com/filipecosta90/redismodule-sample-cpu-features

A cross platform Redis Module Example that warns and uses the optimized functions based on instruction set extensions available and or microarchitecture

avx cross-platform-redis microarchitecture optimized-functions redis redis-module sse4

Last synced: 01 May 2026

https://github.com/grachale/microarchitecture_RISC_V

Design of a Processor Microarchitecture Supporting a Chosen Subset of RISC-V ISA Instructions.

assembly isa microarchitecture risc-v verilog

Last synced: 20 Sep 2025

https://github.com/engineersbox/cbox16-processor

Implementation of QuAC v1.0 ISA microarchitecture called CBox16

arm armv7 cbox16 cpu isa microarchitecture mips mipsiv quac verilog vhdl

Last synced: 04 Jan 2026

https://github.com/tommythorn/multisim

MultiSim is Yet Another CPU Simulator which purpose in life is to allow easy experimentation with various implementation strategies, such as superscalar in-order, sscalar out-of-order, speculative sscalar out-of-order, etc.

microarchitecture

Last synced: 10 May 2026

https://github.com/tommythorn/bp

Fun with branch predictors

branch-prediction gshare microarchitecture rust-lang yags

Last synced: 05 Mar 2025

https://github.com/salekinsirajus/721-sim-renamer

Class project for ECE721: Advanced Microarchitecture. This project involves implementing a renamer class that uses AMT, RMT, Active List, Free List, and Physical Register File.

microarchitecture risc-v simulator

Last synced: 08 Apr 2025

https://github.com/i3abghany/rx32

Fine-grained multithreaded, software-interlocked core in RISC SystemVerilog.

assembler fpga microarchitecture pipeline system-verilog

Last synced: 26 Apr 2026