https://github.com/freand76/digsim

An interactive digital logic simulator with verilog support (Yosys)

logic python rtl simulation simulator vcd verilog yosys

Last synced: 17 Nov 2024