https://github.com/arsham-lh/logic-circuits

Simulation of logic circuits using Verilog, Proteus and other tools.
https://github.com/arsham-lh/logic-circuits

digital-circuits fsm logic-circuits mealy-machine moore-machine proteus verilog

Last synced: about 2 months ago
JSON representation

Simulation of logic circuits using Verilog, Proteus and other tools.

• Host: GitHub
• URL: https://github.com/arsham-lh/logic-circuits
• Owner: Arsham-LH
• Created: 2024-09-05T12:56:26.000Z (4 months ago)
• Default Branch: main
• Last Pushed: 2024-09-05T12:58:51.000Z (4 months ago)
• Last Synced: 2024-09-07T08:55:25.153Z (4 months ago)
• Topics: digital-circuits, fsm, logic-circuits, mealy-machine, moore-machine, proteus, verilog
• Language: Verilog
• Homepage:
• Size: 2.88 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:

Awesome Lists containing this project