https://github.com/arsham-lh/logic-circuits
Simulation of logic circuits using Verilog, Proteus and other tools.
https://github.com/arsham-lh/logic-circuits
digital-circuits fsm logic-circuits mealy-machine moore-machine proteus verilog
Last synced: 3 months ago
JSON representation
Simulation of logic circuits using Verilog, Proteus and other tools.
- Host: GitHub
- URL: https://github.com/arsham-lh/logic-circuits
- Owner: Arsham-LH
- Created: 2024-09-05T12:56:26.000Z (almost 2 years ago)
- Default Branch: main
- Last Pushed: 2024-09-05T12:58:51.000Z (almost 2 years ago)
- Last Synced: 2025-03-06T15:15:00.979Z (over 1 year ago)
- Topics: digital-circuits, fsm, logic-circuits, mealy-machine, moore-machine, proteus, verilog
- Language: Verilog
- Homepage:
- Size: 2.88 MB
- Stars: 0
- Watchers: 1
- Forks: 0
- Open Issues: 0
-
Metadata Files: