https://github.com/chili-chips-ba/wireguard-fpga
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
https://github.com/chili-chips-ba/wireguard-fpga
cocotb embedded fpga iss risc-v rtl verilator verilog vpn vproc wireguard
Last synced: 6 months ago
JSON representation
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
- Host: GitHub
- URL: https://github.com/chili-chips-ba/wireguard-fpga
- Owner: chili-chips-ba
- License: bsd-3-clause
- Created: 2024-07-13T21:31:54.000Z (about 1 year ago)
- Default Branch: main
- Last Pushed: 2025-04-02T23:32:16.000Z (6 months ago)
- Last Synced: 2025-04-03T15:04:33.643Z (6 months ago)
- Topics: cocotb, embedded, fpga, iss, risc-v, rtl, verilator, verilog, vpn, vproc, wireguard
- Language: VHDL
- Homepage: https://nlnet.nl/project/KlusterLab-Wireguard
- Size: 1.91 GB
- Stars: 75
- Watchers: 10
- Forks: 0
- Open Issues: 14
-
Metadata Files:
- Readme: README.md
- License: LICENSE