Ecosyste.ms: Awesome
An open API service indexing awesome lists of open source software.
https://github.com/clarkfieseln/fpga_hw_sim_fwk
FPGA Hardware Simulation Framework
https://github.com/clarkfieseln/fpga_hw_sim_fwk
api emulation emulator fpga fpga-programming hdl pyqt pyqt5 python python-3 python3 simulation simulator vhdl vhdl-code
Last synced: 3 months ago
JSON representation
FPGA Hardware Simulation Framework
- Host: GitHub
- URL: https://github.com/clarkfieseln/fpga_hw_sim_fwk
- Owner: ClarkFieseln
- License: mit
- Created: 2022-04-15T16:19:26.000Z (almost 3 years ago)
- Default Branch: main
- Last Pushed: 2023-01-01T17:17:13.000Z (about 2 years ago)
- Last Synced: 2023-04-25T01:34:13.835Z (almost 2 years ago)
- Topics: api, emulation, emulator, fpga, fpga-programming, hdl, pyqt, pyqt5, python, python-3, python3, simulation, simulator, vhdl, vhdl-code
- Language: Python
- Homepage:
- Size: 2.18 MB
- Stars: 12
- Watchers: 3
- Forks: 1
- Open Issues: 1
-
Metadata Files:
- Readme: README.md
- License: LICENSE
Awesome Lists containing this project
README
# FPGA_HW_SIM_FWK
FPGA Hardware Simulation Framework[Article in Code Project](https://www.codeproject.com/Articles/5329919/FPGA-Hardware-Simulation-Framework-FPGA-HW-SIM-FWK "FPGA_HW_SIM_FWK Article in Code Project")
[New GitHub Project with improved performance](https://github.com/ClarkFieseln/FPGA_HW_SIM_FWK_2)
## Simulate hardware containing an FPGA programmed in VHDL interactively!

## Architecture overview

## FPGA GUI

## FPGA_HW_SIM_FWK (demo video)
[Demo Video](https://www.youtube.com/watch?v=Yqu1DDGK04c "FPGA_HW_SIM_FWK Demo Video")
## Summary
This tool provides the following features, usually not supported by standard simulation methods:
- GUI
- concurrent input / output (up to 330Hz)
- interactive experience with emulated HWAlthough no "real-time" is supported, with simulation rates of up to 330Hz the stimulus and results are fast enough
to produce a realistic HW behavior.For a project with improved performance, with up to 40kHz simulation rates, please refer to
[FPGA_HW_SIM_FWK_2](https://github.com/ClarkFieseln/FPGA_HW_SIM_FWK_2)