https://github.com/do1e/fpga_dds

FPGA实现的DDS信号源
https://github.com/do1e/fpga_dds

dds fpga

Last synced: 13 days ago
JSON representation

FPGA实现的DDS信号源

• Host: GitHub
• URL: https://github.com/do1e/fpga_dds
• Owner: Do1e
• License: gpl-3.0
• Created: 2021-02-01T08:44:34.000Z (almost 4 years ago)
• Default Branch: main
• Last Pushed: 2022-03-07T08:24:14.000Z (almost 3 years ago)
• Last Synced: 2023-04-29T17:49:07.268Z (over 1 year ago)
• Topics: dds, fpga
• Language: Verilog
• Homepage:
• Size: 21.5 KB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project