https://github.com/liuqdev/8-bits-RISC-CPU-Verilog

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
https://github.com/liuqdev/8-bits-RISC-CPU-Verilog

cpu fsm risc verilog

Last synced: 2 months ago
JSON representation

Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。

• Host: GitHub
• URL: https://github.com/liuqdev/8-bits-RISC-CPU-Verilog
• Owner: liuqdev
• License: mit
• Created: 2019-01-20T02:20:17.000Z (about 6 years ago)
• Default Branch: master
• Last Pushed: 2019-01-20T02:49:20.000Z (about 6 years ago)
• Last Synced: 2024-09-29T21:03:09.204Z (4 months ago)
• Topics: cpu, fsm, risc, verilog
• Language: Verilog
• Size: 7.08 MB
• Stars: 132
• Watchers: 3
• Forks: 40
• Open Issues: 2
• Metadata Files:
  • Readme: readme.rst
  • License: LICENSE

Awesome Lists containing this project

• StarryDivineSky - liuqidev/8-bits-RISC-CPU-Verilog