https://github.com/mrlsd/fpga

Research & Development FPGA projects for different boards
https://github.com/mrlsd/fpga

altera-fpga fpga sipeed-tang-nano-9k systemverilog verilog

Last synced: 17 days ago
JSON representation

Research & Development FPGA projects for different boards

• Host: GitHub
• URL: https://github.com/mrlsd/fpga
• Owner: mrLSD
• License: mit
• Created: 2017-11-15T12:30:15.000Z (about 7 years ago)
• Default Branch: master
• Last Pushed: 2023-10-01T19:07:47.000Z (over 1 year ago)
• Last Synced: 2024-11-10T04:16:48.444Z (2 months ago)
• Topics: altera-fpga, fpga, sipeed-tang-nano-9k, systemverilog, verilog
• Language: GLSL
• Homepage:
• Size: 420 KB
• Stars: 5
• Watchers: 3
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project