https://github.com/olofk/corescore

CoreScore
https://github.com/olofk/corescore

Last synced: 3 days ago
JSON representation

CoreScore

• Host: GitHub
• URL: https://github.com/olofk/corescore
• Owner: olofk
• License: apache-2.0
• Created: 2020-03-15T21:10:05.000Z (almost 5 years ago)
• Default Branch: master
• Last Pushed: 2024-09-09T11:24:40.000Z (4 months ago)
• Last Synced: 2024-11-10T00:32:57.332Z (2 months ago)
• Language: Verilog
• Size: 272 KB
• Stars: 135
• Watchers: 10
• Forks: 40
• Open Issues: 12
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

• awesome-opensource-hardware - corescore

README

        
![CoreScore logo](corescore.png)

## Background

CoreScore is an award-giving benchmark for FPGAs and their synthesis/P&R tools. It tests how many [SERV](https://github.com/olofk/serv) cores that can be put into a particular FPGA.

Some more background about CoreScore can be found in the [SERV introduction video](https://diode.zone/videos/watch/0230a518-e207-4cf6-b5e2-69cc09411013).

Check out the [CoreScore World Ranking](https://corescore.store/)!

## Quick start

1. Install [FuseSoC](https://github.com/olofk/fusesoc)

       pip install fusesoc

2. Set up a workspace directory and get the FuseSoC base library

       mkdir workspace

       cd workspace

       fusesoc library add fusesoc-cores https://github.com/fusesoc/fusesoc-cores

3. Add CoreScore as a library in your workspace

       fusesoc library add corescore https://github.com/olofk/corescore

4. Check available corescore targets

       fusesoc core show corescore

5. Build one of the supported targets (cyc1000 is one of the currently supported cores)

       fusesoc run --target=cyc1000 corescore

6. If the board is connected it will be automatically programmed. Otherwise connect it and run `fusesoc run --run --target=cyc1000 corescore` to program without rebuilding

7. Run the corecount utility (Might need to adjust for the correct UART port)

       python3 fusesoc_libraries/corescore/sw/corecount.py /dev/ttyUSB0