https://github.com/osresearch/risc8

Mostly AVR compatible FPGA soft-core
https://github.com/osresearch/risc8

fpga ice40 microcontroller softcore up5k upduino yosys

Last synced: 4 days ago
JSON representation

Mostly AVR compatible FPGA soft-core

• Host: GitHub
• URL: https://github.com/osresearch/risc8
• Owner: osresearch
• Created: 2020-07-19T15:55:49.000Z (over 4 years ago)
• Default Branch: master
• Last Pushed: 2021-09-30T10:06:09.000Z (over 3 years ago)
• Last Synced: 2024-11-28T16:55:24.030Z (2 months ago)
• Topics: fpga, ice40, microcontroller, softcore, up5k, upduino, yosys
• Language: Verilog
• Homepage:
• Size: 278 KB
• Stars: 25
• Watchers: 8
• Forks: 3
• Open Issues: 1

Awesome Lists containing this project