https://github.com/raleighlittles/applied_digital_logic_exercises_using_fpgas

Selected projects from "Applied Digital Logic Exercises using FPGAs", by Kurt Wick.
https://github.com/raleighlittles/applied_digital_logic_exercises_using_fpgas

applied-digital-logic-exercises artix-7 basys3 fpga hdl microblaze-mcs verilog vivado

Last synced: 24 days ago
JSON representation

Selected projects from "Applied Digital Logic Exercises using FPGAs", by Kurt Wick.

• Host: GitHub
• URL: https://github.com/raleighlittles/applied_digital_logic_exercises_using_fpgas
• Owner: raleighlittles
• Created: 2019-02-25T05:48:32.000Z (almost 6 years ago)
• Default Branch: master
• Last Pushed: 2022-01-12T18:15:12.000Z (almost 3 years ago)
• Last Synced: 2024-05-01T17:11:52.175Z (8 months ago)
• Topics: applied-digital-logic-exercises, artix-7, basys3, fpga, hdl, microblaze-mcs, verilog, vivado
• Language: Verilog
• Homepage: https://iopscience.iop.org/book/978-1-6817-4660-9
• Size: 13.2 MB
• Stars: 8
• Watchers: 3
• Forks: 1
• Open Issues: 0

Awesome Lists containing this project