https://github.com/styczynski/fpga-verilog
Collection of my projects that was made as a part of Warsaw University FPGA course
https://github.com/styczynski/fpga-verilog
fpga fpga-board fpga-programming hardware uart verilog vga
Last synced: 7 months ago
JSON representation
Collection of my projects that was made as a part of Warsaw University FPGA course
- Host: GitHub
- URL: https://github.com/styczynski/fpga-verilog
- Owner: styczynski
- License: mit
- Created: 2019-01-15T12:21:19.000Z (over 6 years ago)
- Default Branch: master
- Last Pushed: 2019-02-05T21:46:16.000Z (over 6 years ago)
- Last Synced: 2025-01-16T04:22:45.705Z (9 months ago)
- Topics: fpga, fpga-board, fpga-programming, hardware, uart, verilog, vga
- Language: Verilog
- Homepage:
- Size: 441 KB
- Stars: 6
- Watchers: 2
- Forks: 0
- Open Issues: 0