https://github.com/t-k-233/risc-v-single-cycle-cpu

RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
https://github.com/t-k-233/risc-v-single-cycle-cpu

chisel logisim risc-v verilog

Last synced: about 1 month ago
JSON representation

RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel

• Host: GitHub
• URL: https://github.com/t-k-233/risc-v-single-cycle-cpu
• Owner: T-K-233
• License: mit
• Created: 2020-04-17T08:12:36.000Z (almost 5 years ago)
• Default Branch: main
• Last Pushed: 2024-07-24T05:14:46.000Z (6 months ago)
• Last Synced: 2024-11-01T02:42:52.154Z (3 months ago)
• Topics: chisel, logisim, risc-v, verilog
• Language: Verilog
• Homepage:
• Size: 16.7 MB
• Stars: 424
• Watchers: 10
• Forks: 44
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

README

        
# RISC-V Single Cycle CPU

![Cover Image](docs/cover.jpg)

---

![Result Image](docs/result.jpg)

## Notes

- Single page version can achieve ~300 Hz clock rate on a i7-6700K computer.

## Terms and Conditions

The software [Logisim-evoluion](https://github.com/logisim-evolution/logisim-evolution) is released under the terms of the [GNU GENERAL PUBLIC LICENSE (GPL)](https://github.com/logisim-evolution/logisim-evolution/blob/master/LICENSE.md). For your convenience, the jar file is included in this repository in accordance with the redistribution guideline of the GPL-3.0 license agreement.

This project is under MIT License.