https://github.com/yasnakateb/uartcommunication
☎️ UART Communication Implementation in Verilog HDL
https://github.com/yasnakateb/uartcommunication
icarus-verilog iverilog serial-communication uart uart-interface uart-protocol uart-verilog verilog
Last synced: 3 months ago
JSON representation
☎️ UART Communication Implementation in Verilog HDL
- Host: GitHub
- URL: https://github.com/yasnakateb/uartcommunication
- Owner: yasnakateb
- Created: 2022-03-03T09:59:41.000Z (over 3 years ago)
- Default Branch: main
- Last Pushed: 2022-03-22T16:35:32.000Z (over 3 years ago)
- Last Synced: 2025-01-20T00:56:12.747Z (5 months ago)
- Topics: icarus-verilog, iverilog, serial-communication, uart, uart-interface, uart-protocol, uart-verilog, verilog
- Language: Verilog
- Homepage:
- Size: 4.88 KB
- Stars: 2
- Watchers: 2
- Forks: 0
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
Awesome Lists containing this project
README
# UART Communication
UART is a universal serial communication protocol that transmits data serially between systems. It is an interface that sends out usually a byte at a time.
This interface is a simple way to connect an FPGA to a PC. We just need a transmitter and receiver module. The transmitter is essentially a special
shift register that loads data in parallel and then shifts it out bit by bit at a specific rate. The receiver, on the other hand, shifts in data bit by bit and then reassembles the data.
## Building on macOS
1. Icarus-Verilog can be installed via Homebrew :
$ brew install icarus-verilog
2. Download [Scansion](http://www.logicpoet.com/scansion/) from here.
3. Clone the repository.
4. Run $ make and type MIPS code to see it in binary form in rams_init_file.hex file.
5. $ make simulate will:
* compile design+TB
* simulate the verilog design
6. $ make display will:
* display waveforms.
## Links
1. [Design and Verification of UART using System Verilog](https://www.ijeat.org/wp-content/uploads/papers/v9i5/E1135069520.pdf)
2. [FPGA Prototyping by Verilog Examples (UART)](https://academic.csuohio.edu/chu_p/rtl/fpga_vlog_book/fpga_vlog_sample_chapter.pdf)