https://github.com/SI-RISCV/e200_opensource

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
https://github.com/SI-RISCV/e200_opensource

china core cpu nuclei risc-v ultra-low-power verilog

Last synced: 5 months ago
JSON representation

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

• Host: GitHub
• URL: https://github.com/SI-RISCV/e200_opensource
• Owner: SI-RISCV
• License: apache-2.0
• Archived: true
• Created: 2017-07-27T15:38:44.000Z (over 7 years ago)
• Default Branch: master
• Last Pushed: 2021-03-24T09:38:39.000Z (about 4 years ago)
• Last Synced: 2024-08-03T01:39:44.871Z (9 months ago)
• Topics: china, core, cpu, nuclei, risc-v, ultra-low-power, verilog
• Language: Verilog
• Homepage: https://github.com/riscv-mcu/e203_hbirdv2
• Size: 90.1 MB
• Stars: 2,576
• Watchers: 229
• Forks: 1,001
• Open Issues: 33
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

• awesome-RISCV-Cores - GitHub
• StarryDivineSky - SI-RISCV/e200_opensource