https://github.com/SpinalHDL/VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation
https://github.com/SpinalHDL/VexRiscv

cpu fpga riscv soc softcore spinalhdl verilog vhdl

Last synced: 2 months ago
JSON representation

A FPGA friendly 32 bit RISC-V CPU implementation

• Host: GitHub
• URL: https://github.com/SpinalHDL/VexRiscv
• Owner: SpinalHDL
• License: mit
• Created: 2017-03-08T21:14:28.000Z (almost 8 years ago)
• Default Branch: master
• Last Pushed: 2024-10-21T15:25:33.000Z (2 months ago)
• Last Synced: 2024-10-22T02:15:35.315Z (2 months ago)
• Topics: cpu, fpga, riscv, soc, softcore, spinalhdl, verilog, vhdl
• Language: Assembly
• Homepage:
• Size: 12.8 MB
• Stars: 2,474
• Watchers: 101
• Forks: 416
• Open Issues: 106
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

• ASIC-Design-Roadmap - VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation. (Projects and IPs / Information Technology)
• awesome-RISCV-Cores - GitHub
• awesome-riscv - VexRiscv - 5 stage|FPGA|MIT|  (Open Source Core Implementations)
• awesome-digital-ic - VexRiscv - A FPGA friendly 32 bit RISC-V CPU implementation. (Projects and IPs / Information Technology)
• StarryDivineSky - SpinalHDL/VexRiscv - V CPU 实现 (CPU RISC-V / 网络服务_其他)