https://github.com/alexforencich/verilog-i2c

Verilog I2C interface for FPGA implementation
https://github.com/alexforencich/verilog-i2c

Last synced: 6 months ago
JSON representation

Verilog I2C interface for FPGA implementation

• Host: GitHub
• URL: https://github.com/alexforencich/verilog-i2c
• Owner: alexforencich
• License: mit
• Created: 2014-05-05T08:49:01.000Z (about 12 years ago)
• Default Branch: master
• Last Pushed: 2024-07-15T12:53:14.000Z (about 2 years ago)
• Last Synced: 2024-07-31T20:29:53.971Z (almost 2 years ago)
• Language: Verilog
• Homepage:
• Size: 127 KB
• Stars: 504
• Watchers: 34
• Forks: 164
• Open Issues: 8
• Metadata Files:
  • Readme: README
  • License: COPYING
  • Authors: AUTHORS

Awesome Lists containing this project

• ASIC-Design-Roadmap - ALEX FORENCICH - IIC - i2c) - I2C interface components. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. (Projects and IPs / Communication Technology)
• awesome-opensource-hardware - verilog-i2c
• awesome-digital-ic - ALEX FORENCICH - IIC - i2c) - I2C interface components. Includes full MyHDL testbench with intelligent bus cosimulation endpoints. (Projects and IPs / Communication Technology)