https://github.com/pConst/basic_verilog

Must-have verilog systemverilog modules
https://github.com/pConst/basic_verilog

altera debounce delay encoder fifo fpga hls pwm spi-interface spi-master synchronizer tcl uart uart-controller uart-protocol uart-receiver uart-tx uart-verilog verilog xilinx

Last synced: 3 months ago
JSON representation

Must-have verilog systemverilog modules

• Host: GitHub
• URL: https://github.com/pConst/basic_verilog
• Owner: pConst
• Created: 2015-12-14T18:09:40.000Z (about 9 years ago)
• Default Branch: master
• Last Pushed: 2024-07-06T07:59:04.000Z (7 months ago)
• Last Synced: 2024-10-16T09:44:26.716Z (3 months ago)
• Topics: altera, debounce, delay, encoder, fifo, fpga, hls, pwm, spi-interface, spi-master, synchronizer, tcl, uart, uart-controller, uart-protocol, uart-receiver, uart-tx, uart-verilog, verilog, xilinx
• Language: Verilog
• Homepage:
• Size: 54.2 MB
• Stars: 1,627
• Watchers: 59
• Forks: 376
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: license/88x31.png

Awesome Lists containing this project

• ASIC-Design-Roadmap - Must-have verilog systemverilog modules - A collection of verilog systemverilog synthesizable modules. (Projects and IPs / Quora Topics)
• awesome-opensource-hardware - basic_verilog
• awesome-digital-ic - Must-have verilog systemverilog modules - A collection of verilog systemverilog synthesizable modules. (Projects and IPs / Quora Topics)