https://github.com/antonblanchard/vlsiffra

Create fast and efficient standard cell based adders, multipliers and multiply-adders.

adder amaranth-hdl booth dadda multiplier physical-design verilog vlsi

Last synced: 15 Apr 2025