Projects in Awesome Lists by oetr
A curated list of projects in awesome lists by oetr .
https://github.com/oetr/asip-dsl
A domain-specific language for making ASIPs that will be converted into VHDL code for subsequently running them on FPGAs
Last synced: 12 Mar 2026