Ecosyste.ms: Awesome
An open API service indexing awesome lists of open source software.
RISC-V
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
- GitHub: https://github.com/topics/riscv
- Wikipedia: https://en.wikipedia.org/wiki/riscv
- Aliases: risc-v, riscv-cpu, riscv-core,
- Last updated: 2024-12-18 00:26:47 UTC
- JSON Representation
https://github.com/3-o-3/riscv-zxbt-extension
RISC-V Blanced Ternary ISA Extension
instruction-set-architecture risc-v riscv ternary ternary-computer
Last synced: 18 Dec 2024
https://github.com/werifu/rcorecompdaily2022
Daily Schedule for rCore Comp 2022 https://github.com/LearningOS/rust-based-os-comp2022
Last synced: 08 Dec 2024
https://github.com/jaxvanyang/riscv-opcodes
RISC-V opcode data for easy parsing.
Last synced: 30 Nov 2024
https://github.com/rinhizakura/amirvos
Write an mini RISC-V operating system with Rust, just for fun!
operating-system riscv riscv64 rust
Last synced: 07 Nov 2024
https://github.com/xigh/libriscv-rs
RISCV decoder / encoder library written in Rust
risc-v riscv riscv-asm riscv-assembly rust
Last synced: 10 Nov 2024
https://github.com/riscv-mcu/nuclei_vp
Nuclei Virtual Platform
qbox riscv systemc tlm2 virtual-platform
Last synced: 09 Nov 2024
https://github.com/cvut/comparch
Computer Architectures ČVUT Guidepost
computer-architecture education guidepos risc-v riscv
Last synced: 09 Nov 2024
https://github.com/ralphhightower/rh
@RalphHightower — Website
arm64 beer canon csharp digital-photography dotnet dslr-camera film-photography linux photography risc-v riscv single-board-computers slr-camera software-development software-engineering solaris university-of-south-carolina unix windows
Last synced: 16 Dec 2024
https://github.com/cosecseccot/riscv32i-assembler
A custom Assembler for RISCV32I ISA
assembler assembly assembly-language risc-v riscv riscv32
Last synced: 17 Nov 2024
https://github.com/the-pinbo/risc-spm
This project involves the development and enhancement of a RISC Stored-Program Machine (RISC SPM), based on the architecture detailed in "Advanced Digital Design with the Verilog HDL" by Michael D. Ciletti.
computer-architecture riscv verilog
Last synced: 06 Nov 2024
https://github.com/muhammadtalhasami/riscv-assembly
This repo is the learning journey of the riscv assembly language. you will learn how to write the high level code in to the riscv assembly code.
high-level-language riscv riscv-assembly riscv-assembly-language riscv32 riscv64 spike spike-simulator venus venus-simulator venus-simulator-riscv
Last synced: 06 Nov 2024
https://github.com/calint/tang-nano-20k--riscv
riscv rv32i tang-nano-20k verilog
Last synced: 11 Nov 2024
https://github.com/bakaq/rust-riscv-os
A Rust RISC-V OS to learn embedded programming.
operating-system os risc-v riscv riscv64 rust
Last synced: 17 Nov 2024
https://github.com/shuregg/riscv-simple-cpu
Creating a risc-v processor
cpu risc-v riscv riscv32 rtl systemverilog verification verilog verilog-hdl
Last synced: 13 Dec 2024
https://github.com/shiritai/aias-lab6-spring-2024
Lab6 of AI computing Architecture and System (2024 spring) around riscv emulator and implementation of fibonacci, sudoku (2x2) and maxpool in RISC-V
assembly fibonacci maxpool2d riscv riscv-emulator sudoku
Last synced: 08 Nov 2024
https://github.com/trmckay/docker-rust-riscv
Rust, GNU, and QEMU toolchains for riscv64 and riscv32
Last synced: 17 Nov 2024
https://github.com/m3y54m/pcb-esp-c3-13-breakout-board
ESP-C3-13 Breakout Board
altium ble bluetooth breakout-board esp32 esp32-c3 pcb riscv wifi
Last synced: 20 Nov 2024
https://github.com/candrewlee14/xv6-riscv-zig
xv6-riscv + Zig
operating-systems riscv xv6 xv6-riscv zig
Last synced: 08 Nov 2024
