https://github.com/ollycassidy13/reducedlut

A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs

compression fpga hardware-acceleration hardware-ip ip-generation lookup-table neural-network rtl rtl-generation table-size-reduction verilog

Last synced: 08 May 2025