https://github.com/socxin/ch569

L2 R6: WCH 120MHz RISC-V3A USB3.0 SoC (CH569)

aes emmc ethernet hspi qfn qitas risc-v risc-v3a serdes sm4 usb3 wch

Last synced: 04 Apr 2025