https://github.com/AUCOHL/Fault

A complete open-source design-for-testing (DFT) Solution

atpg dft eda fault-simulation jtag scan-chains stuck-at testing verilog verilog-hdl vlsi-cad

Last synced: 22 Apr 2025