https://github.com/hdl-util/gray-code

Generate a gray code of arbitrary width in SystemVerilog

code coding fpga gray gray-code graycode systemverilog

Last synced: 01 Feb 2026