https://github.com/tahirzia-1/risc-v-cpu-core-systemverilog

This repository contains a SystemVerilog implementation of a basic 5-stage pipeline RISC-V processor. The processor includes a register file, ALU, control unit, instruction memory, and data memory. It is designed to run simple assembly programs and includes optimizations for performance such as hazard detection, forwarding, and branch prediction.

alu assembly-language cpu fpga fpga-programming processor registers risc-v riscv riscvprocessor simulation systemverilog verilog vivado

Last synced: 03 Mar 2025