https://github.com/jakubcabal/uart-for-fpga

Simple UART controller for FPGA written in VHDL

controller cyc1000 fpga ghdl simulation uart uart-controller uart-loopback vhdl wishbone wishbone-bus

Last synced: 11 Feb 2026