Ecosyste.ms: Awesome

https://github.com/pconst/xilinx_max_power

Creating dummy load to dissipate maximum power in Xilinx FPGA

arty board cooling development digilent fpga power shift-register soc systemverilog test ultrascale verilog xilinx zinq

Last synced: 12 Nov 2024