https://github.com/hell03end/verilog-uart

Simple 8-bit UART realization on Verilog HDL.

fpga hdl quartus uart verilog

Last synced: 17 Jan 2026