An open API service indexing awesome lists of open source software.

Projects in Awesome Lists tagged with datapath

A curated list of projects in awesome lists tagged with datapath .

https://github.com/belphemur/node-json-db

A simple "database" that use JSON file for Node.JS.

database datapath javascript json typescript

Last synced: 13 May 2025

https://github.com/Belphemur/node-json-db

A simple "database" that use JSON file for Node.JS.

database datapath javascript json typescript

Last synced: 24 Jul 2025

https://github.com/loxilb-io/loxilb-ebpf

loxilb ebpf sub-module

cloud-native datapath ebpf kernel

Last synced: 27 Oct 2025

https://github.com/snowzjx/liteflow

A Hybrid Framework to Build High-performance Adaptive Neural Networks for Kernel Datapath

datapath kernel kernel-module networking neural-networks

Last synced: 07 Apr 2026

https://github.com/brunocampos01/organizacao-e-arquitetura-de-computadores

Repositório para as aulas, exercícios e resumos da matéria: organização e arquitetura de computadores (INE5607).

architecture assembly cache datapath ine ine5607 memory mips32 multicore multiprocessor pipeline-processor principio-da-localidade-memoria processor semiconductor superscalar ufsc

Last synced: 15 Apr 2025

https://github.com/techcentaur/CPU-ARM

Design and implementation of a complete ARM based CPU.

arm computer-architecture controller cpu datapath

Last synced: 23 Jul 2025

https://github.com/taffarel55/electronic-calculator

Calculadora eletrônica feita no simulador Circuit Verse, realiza soma de 2 números de 0 a 99, conversão bin2dec e dec2bin.

datapath electronic-calculator finite-state-machine

Last synced: 17 Aug 2025

https://github.com/aben20807/computer_organization

1052_計算機組織 COMPUTER ORGANIZATION

cache cpu datapath pipeline single-cycle verilog

Last synced: 08 Mar 2026

https://github.com/mattiadane/rock-paper-scissors-circuit

University project about the game rock-paper-scissors

blif circuit datapath datapath-design fsm-designer sis systemverilog verilog

Last synced: 14 Feb 2026

https://github.com/rykovv/riscv

RISC-V Single Cycle Datapath Implementation in Verilog

datapath risc-v rtl verilog

Last synced: 03 Jun 2026

https://github.com/davideimola/heartbeats

Simple software for the monitoring of heartbeats.

datapath sis university-project

Last synced: 02 Jan 2026

https://github.com/madh93/scpu

Simple 16-bit CPU written in Verilog.

cpu datapath verilog

Last synced: 28 Jan 2026

https://github.com/marcobendinelli/vhdl-histogram-equalization-module

VHDL module for histogram equalization, aiming to enhance image contrast using digital circuit design techniques in VHDL

datapath fpga fsm histogram-equalization vhdl vivado

Last synced: 24 Jan 2026

https://github.com/hr-fahim/full-single-cycle-pipelined-datapath-with-control-unit-using-16bit-alu

In a Single Cycle Datapath, each of the Datapath's components carries out an instruction in one cycle. Therefore, no Datapath component may be utilized more than once each cycle.

arithmetic-logic-unit computer-architecture datapath mips-pipeline-processor

Last synced: 07 Feb 2026