https://github.com/meiniki/logip

Logic Analyzer IP Core

amd asic basys3 digital formal-verification fpga hardware-description-language hdl ip logicanalyzer logip measurements ols sump symbiyosys systemverilog verilog vivado xilinx

Last synced: 03 Jan 2026