https://github.com/rggen/rggen

Code generation tool for configuration and status registers

amba apb asic axi csr eda fpga ral register-descriptions rtl soc systemverilog uvm uvm-ral-model uvm-register-model verilog vhdl wiki-documents wishbone-bus

Last synced: 15 Mar 2025