Ecosyste.ms: Awesome
An open API service indexing awesome lists of open source software.
RISC-V
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
- GitHub: https://github.com/topics/riscv
- Wikipedia: https://en.wikipedia.org/wiki/riscv
- Aliases: risc-v, riscv-cpu, riscv-core,
- Last updated: 2024-11-04 00:26:05 UTC
- JSON Representation
https://github.com/mc-cat-tty/riscv_experiments
Playing around with RISC-V assembly language.
assembly gcc-complier gcc-cross-compiler qemu qemu-riscv riscv riscv-emulator riscv64
Last synced: 27 Oct 2024
https://github.com/riscv-mcu/n100_ses_project
SEGGER Embedded Studio Projects For Nuclei N100 Series
nuclei riscv segger-embedded-studio
Last synced: 09 Nov 2024
https://github.com/max22-/rv32
RISC-V (32-bit) emulator, in C89
c89 emulator risc-v risc-v-emulator riscv simulator
Last synced: 12 Oct 2024
https://github.com/sekky61/riscv-sim
Web-based RISC-V superscalar simulator
Last synced: 08 Nov 2024
https://github.com/255doesnotexist/boardtest
[WIP] A simple test framework for SBCs.
Last synced: 12 Nov 2024
https://github.com/justxuewei/project-rcore
Yet another rCore implementation by justxuewei
Last synced: 16 Oct 2024
https://github.com/jasonbrave/microsoc
RISC-V SoC
microcontroller risc-v riscv soc system-on-chip systemverilog uart verilog
Last synced: 02 Nov 2024
https://github.com/risceirb/risc-v-processor
Processor RISC-V and application
assembly assembly-risc assembly-risc-v branch-predictor enseirb enseirb-matmeca modelsim monocycle-processor pipeline pipeline-processor processor risc-v risc-v-architecture risc-v-architectures risc-v-assembly riscv ufsm
Last synced: 12 Oct 2024
https://github.com/coastalwhite/pulpino-top-level-cw305
The top-level Verilog files for the CW305 to run and communicate with the RISC-V PULPINO core
Last synced: 13 Oct 2024
https://github.com/m-tmatma/riscv-yocto
build environment for https://github.com/riscv/meta-riscv
Last synced: 07 Nov 2024
https://github.com/ahmedheakl/asm2asm
From CISC to RISC: Language-Model Guided Assembly Transpilation
arm64 assembly assembly-benchmark evaluation llm riscv training transpilation
Last synced: 04 Nov 2024
https://github.com/xigh/rvdis-rs
RISCV RV32/64 very simple disassembler with ELF support
disassembler risc-v riscv rust
Last synced: 10 Nov 2024
https://github.com/rmacnak/riscv-tools
RISC-V assembler, disassembler and simulator suitable for a JIT.
Last synced: 12 Oct 2024
https://github.com/trmckay/docker-rust-riscv
Rust, GNU, and QEMU toolchains for riscv64 and riscv32
Last synced: 12 Oct 2024
https://github.com/xigh/libriscv-rs
RISCV decoder / encoder library written in Rust
risc-v riscv riscv-asm riscv-assembly rust
Last synced: 10 Nov 2024
https://github.com/ralphhightower/rh
@RalphHightower — Website
arm64 beer canon csharp digital-photography dotnet dslr-camera film-photography linux photography risc-v riscv single-board-computers slr-camera software-development software-engineering solaris university-of-south-carolina unix windows
Last synced: 29 Oct 2024
https://github.com/the-pinbo/risc-spm
This project involves the development and enhancement of a RISC Stored-Program Machine (RISC SPM), based on the architecture detailed in "Advanced Digital Design with the Verilog HDL" by Michael D. Ciletti.
computer-architecture riscv verilog
Last synced: 06 Nov 2024
https://github.com/tmahlburg/mriscv
simple, modular rv32i implementation (WIP)
risc-v riscv riscv32 rv32i verilog verilog-hdl
Last synced: 12 Oct 2024
https://github.com/shiritai/aias-lab6-spring-2024
Lab6 of AI computing Architecture and System (2024 spring) around riscv emulator and implementation of fibonacci, sudoku (2x2) and maxpool in RISC-V
assembly fibonacci maxpool2d riscv riscv-emulator sudoku
Last synced: 08 Nov 2024
https://github.com/cosecseccot/riscv32i-assembler
A custom Assembler for RISCV32I ISA
assembler assembly assembly-language risc-v riscv riscv32
Last synced: 12 Oct 2024
https://github.com/werifu/rcorecompdaily2022
Daily Schedule for rCore Comp 2022 https://github.com/LearningOS/rust-based-os-comp2022
Last synced: 19 Oct 2024
https://github.com/64kramsystem/parsec-riscv-performance-testing
Program for setting up and running the PARSEC suite on an emulated RISC-V environment, used for my coauthored research paper.
bash emulation parsec-benchmark performance qemu riscv shell-script
Last synced: 30 Oct 2024
https://github.com/rinhizakura/amirvos
Write an mini RISC-V operating system with Rust, just for fun!
operating-system riscv riscv64 rust
Last synced: 07 Nov 2024
https://github.com/steliospapamichail/risc-v-projects
Various programs written in Assembly for RISC-V CPUs
assembly risc-v riscv x86 x86-assembly
Last synced: 13 Nov 2024
https://github.com/candrewlee14/xv6-riscv-zig
xv6-riscv + Zig
operating-systems riscv xv6 xv6-riscv zig
Last synced: 08 Nov 2024
https://github.com/skpro-glitch/shorthand-risc
This is a simplified assembly language with a tabular structured instruction set. This is meant for easy learning and fast implementation of assembly languages in microprocessors and microcontrollers. - Soham Kapur, VIT Chennai
assembler assembly assembly-language assembly-language-programming compiler compiler-construction compiler-design compiler-optimization compiler-principles compilers risc risc-processor risc-v riscv shorthand shorthand-notation shorthand-syntax
Last synced: 12 Oct 2024
https://github.com/penberg/riscv-rs
Yet another RISC-V emulator written in Rust.
Last synced: 13 Oct 2024
https://github.com/calint/tang-nano-20k--riscv
riscv rv32i tang-nano-20k verilog
Last synced: 11 Nov 2024
https://github.com/nyh-workshop/esp32s3-ulp-riscv-hello
This is a simple ESP32S3 ULP RiscV Blink example.
Last synced: 04 Nov 2024
https://github.com/muhammadtalhasami/riscv-assembly
This repo is the learning journey of the riscv assembly language. you will learn how to write the high level code in to the riscv assembly code.
high-level-language riscv riscv-assembly riscv-assembly-language riscv32 riscv64 spike spike-simulator venus venus-simulator venus-simulator-riscv
Last synced: 06 Nov 2024
https://github.com/cvut/comparch
Computer Architectures ČVUT Guidepost
computer-architecture education guidepos risc-v riscv
Last synced: 09 Nov 2024
https://github.com/riscv-mcu/nuclei_vp
Nuclei Virtual Platform
qbox riscv systemc tlm2 virtual-platform
Last synced: 09 Nov 2024
https://github.com/jlkiri/pathos
A simple OS that runs on the RISC-V architecture.
Last synced: 15 Oct 2024
